


## Features

- 20V/7.4A,  
 $R_{DS(ON)} = 12\text{m}\Omega(\text{Typ.}) @ V_{GS} = 4.5\text{V}$   
 $R_{DS(ON)} = 12.5\text{m}\Omega(\text{Typ.}) @ V_{GS} = 3.8\text{V}$   
 $R_{DS(ON)} = 13\text{m}\Omega(\text{Typ.}) @ V_{GS} = 3.1\text{V}$   
 $R_{DS(ON)} = 15\text{m}\Omega(\text{Typ.}) @ V_{GS} = 2.5\text{V}$
- Low  $R_{DS(ON)}$
- Super High Dense Cell Design
- Reliable and Rugged
- ESD Protected (HBM>2000V)

## Pin Description



## Applications

- Power Management
- Battery Protection



Halogen-Free

## Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
<b>Common Ratings</b> ( $T_A = 25^\circ\text{C}$ Unless Otherwise Noted)			
$V_{DSS}$	Drain-Source Voltage	20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 10$	
$T_J$	Maximum Junction Temperature	150	$^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$I_S$	Diode Continuous Forward Current	$T_A = 25^\circ\text{C}$	A
<b>Mounted on Large Heat Sink</b>			
$I_{DP}^{①}$	Pulse Drain Current	$T_A = 25^\circ\text{C}$	A
$I_D^{②}$	Continuous Drain Current ( $V_{GS} = 4.5\text{V}$ )	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	
$P_D$	Maximum Power Dissipation	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	
$R_{θJL}$	Thermal Resistance-Junction to Lead	60	$^\circ\text{C}/\text{W}$
$R_{θJA}^{③}$	Thermal Resistance-Junction to Ambient	100	$^\circ\text{C}/\text{W}$
<b>Drain-Source Avalanche Ratings</b>			
$E_{AS}^{④}$	Avalanche Energy, Single Pulsed	16	mJ


**Electrical Characteristics (T<sub>A</sub>=25°C Unless Otherwise Noted)**

Symbol	Parameter	Test Condition	Rating			Unit
			Min.	Typ.	Max.	
<b>Static Characteristics</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>DS</sub> =250μA	20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V			1	μA
		T <sub>J</sub> =125°C			30	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>DS</sub> =250μA	0.5	0.7	1	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>GS</sub> =±10V, V <sub>DS</sub> =0V			±10	μA
R <sub>DS(ON)</sub> <sup>⑤</sup>	Drain-Source On-state Resistance	V <sub>GS</sub> =4.5V, I <sub>DS</sub> =3A	10	12	15	mΩ
		V <sub>GS</sub> =3.8V, I <sub>DS</sub> =3A	10.5	12.5	16	mΩ
		V <sub>GS</sub> =3.1V, I <sub>DS</sub> =3A	11	13	17	mΩ
		V <sub>GS</sub> =2.5V, I <sub>DS</sub> =3A	12	15	20	mΩ
<b>Diode Characteristics</b>						
V <sub>SD</sub> <sup>⑤</sup>	Diode Forward Voltage	I <sub>SD</sub> =3A, V <sub>GS</sub> =0V		0.79	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> =3A, dI <sub>SD</sub> /dt=100A/μs		16		ns
Q <sub>rr</sub>	Reverse Recovery Charge			11		nC
<b>Dynamic Characteristics</b> <sup>⑥</sup>						
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, F=1MHz		2.3		KΩ
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =10V, Frequency=200KHz		150		pF
C <sub>oss</sub>	Output Capacitance			90		
C <sub>rss</sub>	Reverse Transfer Capacitance			13		
t <sub>d(ON)</sub>	Turn-on Delay Time	V <sub>DD</sub> =10V, I <sub>DS</sub> =3A, V <sub>GEN</sub> =4.5V, R <sub>G</sub> =6Ω		12		ns
t <sub>r</sub>	Turn-on Rise Time			14		
t <sub>d(OFF)</sub>	Turn-off Delay Time			38		
t <sub>f</sub>	Turn-off Fall Time			19		
<b>Gate Charge Characteristics</b> <sup>⑥</sup>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =10V, V <sub>GS</sub> =4.5V, I <sub>DS</sub> =3A		10		nC
Q <sub>gs</sub>	Gate-Source Charge			1.7		
Q <sub>gd</sub>	Gate-Drain Charge			2.8		

- Notes:
- ①Pulse width limited by safe operating area.
  - ②Calculated continuous current based on maximum allowable junction temperature. The package limitation current is 6.5A.
  - ③When mounted on 1 inch square copper board, t≤10sec. The value in any given application depends on the user's specific board design.
  - ④Limited by T<sub>Jmax</sub>, Starting T<sub>J</sub> = 25°C, I<sub>ASmax</sub> =8A, L=0.5mH, V<sub>DD</sub> = 12V, R<sub>G</sub> = 25Ω, V<sub>GS</sub>=4.5V. Part not recommended for use above this value.
  - ⑤Pulse test; Pulse width≤300μs, duty cycle≤2%.
  - ⑥Guaranteed by design, not subject to production testing.

**Ordering and Marking Information**






Device	Package	Packaging	Quantity	Reel Size	Tape width
KS2452EA6	SOT23-6L	Tape&Reel	3000	7"	8mm









Y =Year,2017-A,2018-B,etc.


M =Month,Jan-1,Feb-2,...Sep-9,Oct-A,Nov-B,Dec-C.

## Typical Characteristics



## Typical Characteristics




**Package Information**
**SOT23-6L**



SYMBOL	MM			INCH			SYMBOL	MM			INCH		
	MIN	NOM	MAX	MIN	NOM	MAX		MIN	NOM	MAX	MIN	NOM	MAX
A	1.05	1.15	1.25	0.041	0.045	0.049	e	0.95BSC			0.037BSC		
A1	0.01	*	0.10	0.000	*	0.004	e1	1.9BSC			0.075BSC		
A2	1.05	1.10	1.15	0.041	0.043	0.045	L	0.30	0.45	0.60	0.012	0.018	0.024
b	0.30	0.40	0.50	0.012	0.016	0.020	L1	0.6REF			0.024REF		
D	2.82	2.92	3.02	0.111	0.115	0.119	L2	0.254BSC			0.01BSC		
E	2.65	2.80	2.95	0.104	0.110	0.116	θ	0°	*	8°	0°	*	8°
E1	1.50	1.60	1.70	0.059	0.063	0.067	θ1	0°	*	10°	0°	*	10°

Note: Dimensions do not inclusive burrs and mold flash.


### Avalanche Test Circuit and Waveforms




### Switching Time Test Circuit and Waveforms



### Diode Recovery Test Circuit and Waveforms



### Gate Charge Test Circuit and Waveform



### Customer Service

Kwansemi Semiconductor Co.,Ltd

Email:[Sales@kwansemi.com](mailto:Sales@kwansemi.com)

Web:[www.kwansemi.com](http://www.kwansemi.com)

### DISCLAIMER:

Kwansemi reserves the right to change the specifications and circuitry without notice at any time. The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.